Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

User Flash Memory Simulation in Quartus II

Hi all, My device is EPM570T100C5. In Quartus II, i use UFM. All settings are below: SPI interface portocol Read/Write Base mode no .mif file 5.56MHz osc(for simulation) 500,000 ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Thanks.

I use RDSR Step to find out whether the nRDY is busy.

Because the interface is powered-up in the write disable state, i set WREN when the nRDY is not busy. Then, i set BP0 & BP1 zero before going to ERASE STEP. After the erase opcode, i use RDSR again to check out the erase step completed and then step into WRITE STEP.

I think that's it.

Yesterday, i use Parallel interface to control the UFM, it works well:)