Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Use Stratix II PLL to generate clock with deviations and jitter?

Hi, after reading the documentation about dynamic reconfiguration of Stratix II PLLs, altpll and altpll_reconfig, I believe that it is possible to use such PLL to generate a clock signal (e.g....
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

BGG is right - for the first purpose, pll reconfiguration will work. For the other two it will not. You cannot change the phase or duty cycle quickly enough to allow you to emulate deterministic jitter.