Forum Discussion

Honored Contributor

13 years ago

undesired sidebands on Cyclone IV E PLL output

I am using a PLL in a Cyclone IV E. I have a 20 MHz oscillator connected to a clock-input pin. I am trying to get 200 MHz as the output. For the design, I am using only an ALTPLL megafunction bloc...

Altera_Forum

Honored Contributor

13 years ago

The VCCA regulator I am using actually is an LDO. Oscillations on its output were appearing due to a misinterpretation of its datasheet on my part (incorrect bypass and output cap values). The fact that it was an LDO unfortunately made it one of the last things I suspected.

Forum Discussion

undesired sidebands on Cyclone IV E PLL output

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Agilex5 A5EB013BB23BE4S BSDL

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration