Altera_ForumHonored Contributor14 years agoUnderstanding Clocks for Arria II I am trying to understand the clock signal of the Arria II. What I want to know is: 1. Is there one main clock input signal for the entire chip? 2. Or is there up to 8 main PLL inputs that dr...Show More
Altera_ForumHonored Contributor14 years agoThanks rbugalho, your comments are appreciated. This helps a lot.
Recent DiscussionsTrouble Getting started with Stratix 10 SOCSolvedJTAG Chain Broken on Agilex 7-I Dev KitAgilex 5 PowerIssue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Agilex5 A5EB013BB23BE4S BSDLSolved