Understand and solve setup violation in dual domain clock

Hello all, I have a project where I have two clock: - 50 MHz oscillator for NIOS synthetized on FPGA - 60 MHz oscillator for USB (from UM232H module) used in a custom component attached w...