TX PHY Transceiver clock

Hi. In my project I use Arria 10 FPGA. I receive 9953.28Mbit/s stream on Transceiver and I need to retranslate it with the same speed(no idle). RX clock is not ideal, what is why I can`t use intern...