Altera_ForumHonored Contributor8 years agoTwo hsmc outputs for a single pin ? Hi everyone, This manual (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/manual/rm_cve_fpga_dev_board.pdf) for a cycloneV devboard seems to describe a pin assigned t...Show More
Altera_ForumHonored Contributor8 years agoThanks a lot ! That explains a lot of the mistakes I was getting. Best regards.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information