Altera_ForumHonored Contributor9 years agoTwo hsmc outputs for a single pin ? Hi everyone, This manual (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/manual/rm_cve_fpga_dev_board.pdf) for a cycloneV devboard seems to describe a pin assigned t...Show More
Altera_ForumHonored Contributor9 years agoThanks a lot ! That explains a lot of the mistakes I was getting. Best regards.
Recent DiscussionsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customer