two avalon buses in one FPGA tutorial?

Also remember that the avalon 'bus' isn't like a normal cpu bus.

It is 'slave arbitrated' - so there is an arbiter and mux in front of each slave that can be accessed by multiple masters.

So two different masters can access two different slaves without there being any contention.