Trying to make ALTPLL block working for me.

Hello, The question relates with using the ALTPLL core and Quartus II I have inherited a Verilog design. In this design I see they have used altpll core. The input clock of the altpll...