Altera_ForumHonored Contributor14 years agoTristate Buffer and Open Drain Hi I would like to implement open drain function with the verilog code below: assign q = sel ? 1'bz : 1'b0; //open drain assign q = sel ? 1'b1 : 1'bz; // use tristate buffer to model ...Show More
Recent DiscussionsIssue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Agilex5 A5EB013BB23BE4S BSDLSolvedQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredFFVH-ICS-0923-00(1SM21BHU2F53E2VGNE)failed at ESS-HOT testJTAG Chain Broken on Agilex 7-I Dev Kit