Altera_ForumHonored Contributor16 years agoTiming violations on SignalTap II Analyzer Hi, I am receiving lots of timing violations on signals crossing clock domains to SignalTap II Analyzer. Should I set false path to all the signals connected to the SignalTap II analyzer? ...Show More
Altera_ForumHonored Contributor16 years agoThanks Kaz, what if the test signals are coming from multiple clock domain?
Recent DiscussionsJTAG Chain Broken on Agilex 7-I Dev KitAgilex 5 PowerIssue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Agilex5 A5EB013BB23BE4S BSDLSolvedQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required