CLinNew Contributor5 years agoTiming violated from user clock to EMIF phy clock issue Hi Intel, I got timing violated from emif_core_usr_clk to emif_phy_clk_l_1. Is it possible to set false path for emif_usr_clk to any emif_phy_clk? Show More
fishshineNew Contributor1 year agohello CLin,Have you solved the problem? I encountered the same problem.
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved