Timing Problems in ALTLVDS_RX (Cyclone 3 and 5)

Hi, I am planning to use Cyclone3 FPGA in my new design. I am evaluating the idea on Cyclone 5 FPGA at present. My design involves capturing an ADC's digital output (rate=876Mbps) at ADC's outpu...