timing problem 1

timing problem 1 hi everyone: in my design, there is a pll to provide clk for outside sdram. my generate clk in sdc file create_generated_clock -name {SDRAM_CLK} -source [get_pins {inst2|alt...