Forum Discussion
Altera_Forum
Honored Contributor
7 years agoWithout seeing your design or clock constraints makes it difficult to help.
The picture shows a long data delay so perhaps you have too much logic on those paths. No way to know for sure.Without seeing your design or clock constraints makes it difficult to help.
The picture shows a long data delay so perhaps you have too much logic on those paths. No way to know for sure.