XQSHENOccasional Contributor5 years agotiming constraint for clk using timer I used timer to divide original system clk. when doing timing constraint to create generated clock, the source clock, should get_pin from original system_clk or direct from clk_timer register outp...Show More
Recent DiscussionsHDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdcDoes the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?