Timing Analyzer not deriving PLL clock

Hi Folks, I am using a Cyclone III EP3C10. In my design I have an altlvds_rx module being fed from a 40MHz clock. I also have an altpll generating three clocks from a 50MHz base clock. The LV...