Altera_ForumHonored Contributor14 years agoTimeQuest red fail path VS simulation success when I compile,the "timequest timing analisis" shows that "setup summary" has some red warning,i.e.my project has some failed path. But when I run the gate level simulation in slow model,the whole...Show More
Altera_ForumHonored Contributor14 years agoThank u so much! But I think I need to understand your meaning for a while.
Recent DiscussionsLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.