Altera_ForumHonored Contributor14 years agoTimeQuest red fail path VS simulation success when I compile,the "timequest timing analisis" shows that "setup summary" has some red warning,i.e.my project has some failed path. But when I run the gate level simulation in slow model,the whole...Show More
Altera_ForumHonored Contributor14 years agoThank u so much! But I think I need to understand your meaning for a while.
Recent DiscussionsB32A (1591) Package Mechanical DrawingJTAG Chain Broken on Agilex 7-I Dev KitCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configuration