Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorTimequest constraints for a dynamically phase-shifted PLL
I've been trying to properly constrain a design that uses dynamic phase shifting of an instance of an altera_pll core that I created. I.e. to enable phase-shifting I checked the "enable access to dy...
Altera_ForumHonored Contributor
Honored ContributorAh, okay - I already have such data-gating in my actual code for when the latched clock is in the process of being shifted. The problem of concern is why there's apparent metastability long after the shifting has taken place i.e. effectively once 'clock_enable' is set.
