Forum Discussion
Altera_Forum
Honored Contributor
8 years agoTimequest constraints for a dynamically phase-shifted PLL
I've been trying to properly constrain a design that uses dynamic phase shifting of an instance of an altera_pll core that I created. I.e. to enable phase-shifting I checked the "enable access to dy...
Altera_Forum
Honored Contributor
8 years agoSo you are seeing metastability issues in external device? Have you added set_output_delay constrains to your .sdc file?