Altera_ForumHonored Contributor14 years agoTimeQuest – Problem with Crossing Clock Domains Hi everyone! I use Cyclone III (speed grade C8). There are two clock domains in my project. The first one is clocked by output frequency rx_outclock = 40 MHz of ALTLVDS_Rx module. Option “...Show Moremultiple-attachments.zip5 KB
Altera_ForumHonored Contributor14 years agoImplementing DCFIFO resolved all timing problems in project. Many thanks to kaz and rysc.
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication