Altera_Forum
Honored Contributor
Honored ContributorTime delay in VHDL
I need to implement a time delay element in FPGA by VHDL language to delay a signal for a specified time. Please, any one here can help me. thanks very much.
Forum Discussion
Altera_ForumHonored Contributor
Honored ContributorIf You want to delay N cycles, then use N level pipelining.
