ChamathkaNew Contributor4 years agoTime Delay calculation of pulses using FPGA As I need to send a pulse and I will receive a distorted pulse train in ns (Even I send a single pulse, I will receive a pulse train). I want to calculate the time delays of each pulses with respect ...Show More
SyafieqSSuper Contributor4 years agoAthauda,Do you have the project, can share some snipper or code how the design works at least?
Recent DiscussionsIBIS models GTS banks agilex 5EClarification on Arria 10 Design Security Featuresrsu_client failing to write to slotNetlength Agilex5 028BAgilex 7 Decoupling capacitor scaling factor