The modular SGDMA dispatcher module device driver files

Question

Hii

im using MSGDMA core to transfert data between FPGA and HPS-DDR3 on DE1-SOC board , i create my system using the Qsys but it still need the software which will activate the MSGDMA to start transfert. i read in this document "modular sgdma dispatcher core (https://forum.shelek.ru/index.php?action=dlattach;attach=7257)"about device driver files.

the documment tells that The modular SGDMA dispatcher module provides the following device driver files

where i will found this drivers ?

altera_forum · Answer

Hi,

Refer the following link,

https://github.com/johan92/altera_opencl_sandbox/tree/master/vector_add/bin_vector_add/iface/ip/sgdma_dispatcher

https://www.altera.com/ja_jp/pdfs/literature/hb/nios2/qts_qii55003.pdf

It is probably useful as you might be looking.

Best Regards

Vikas Jathar

(This message was posted on behalf of Intel Corporation)

altera_forum · Answer

Hi  im searching for how to develop a software programing for MSGDMA core, means a soft wich précise the descriptors choosen for my transfer

altera_forum · Answer

Hi,

Refer the “Software Programming Model” from the following links,

https://www.altera.com/ja_jp/pdfs/literature/hb/nios2/qts_qii55003.pdf

https://www.altera.com/documentation/iga1430779693885.html

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-developing-hal-drivers.html

Best Regards

Vikas Jathar

(This message was posted on behalf of Intel Corporation)

altera_forum · Answer

Hello

I'm also looking for the right header file for a Nios program to test my QSYS system. Simply writing# include modular_sgdma_dispatcher.h causes an error.

I expected the automatic BSP generation in NIOS Eclipse to include the driver and source files that I need to write a program.

Apparently the mSGDMA was correctly identified in the BSP Editor, but somehow it doesn't recognize any driver.

Can someone explain?

https://imgur.com/mtbgvuf

Forum Discussion

The modular SGDMA dispatcher module device driver files

4 Replies

Recent Discussions

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP