Forum Discussion
Altera_Forum
Honored Contributor
13 years agoso, you have checked timelimited module?
and that is fine, isn't it? then check signals reset and clock to NiosII you can check those signals in signal tapII if you don't know signaltapII there is a document for that. http://www.akiron.com/fpga/baseprojectinverilog.zip see you.