Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSystemVerilog Testbench
Hello, I'm reading the book SystemVerilog for Verfication by Spear and was wondering if anyone is using SystemVerilog for Verfication and if they had an simple example they could provide? Thank...
Altera_ForumHonored Contributor
Honored ContributorNo, all those files are just necessary if you want to have complex testbenches based on the methodology described in that book. Other books have other methodologies, most of them with a single file and module.
