system verilog "enum" and scope

I am using system verilog's "enum" construct to define the states of 2 state machines I have in my module. For example: line num 50: enum logic [1:0] {INIT, WAIT, RUN} state_1; …. line num ...