Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

Synchronous Design

I have got timing problems with a ACEX1K30 Design. To solve my problems I want to change my design in a synchronous design (only one global clock). Where can I find examples for synchronous desig...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
19 years ago

Thank you Avatar, I will try but I think I will have problems with understanding VHDL or Verilog HDL.