Stratix10 Global Clock assignment is ignored

I'm trying to synthesize an IP using virtual pins. The Clock signal of the virtual pin is directly connected to the IP. Global Signal ON is set in the assignment editor for the clock of the virtu...