mappy5New Contributor4 years agoStratix10 Global Clock assignment is ignored I'm trying to synthesize an IP using virtual pins. The Clock signal of the virtual pin is directly connected to the IP. Global Signal ON is set in the assignment editor for the clock of the virtu...Show More
SyafieqSSuper Contributor4 years agoYes, Stratix 10 and Arria 10 have different architecture and clock network.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts