Forum Discussion

Honored Contributor

14 years ago

Stratix V PLL question

Hello. I am beginning to study Stratix V. My question concerns fPLLs of these ICs. Datasheet for Stratix V says: fractional plls may be individually configured for integer mode...

Altera_Forum

Honored Contributor

14 years ago

Can anyone comment on the performance of integer vs fractional mode?

Forum Discussion

Stratix V PLL question

Recent Discussions

Agilex 5 FPGA EMIF: sharing LPDDR4 reference clock between Bank 3A and Bank 3B

Functional fail and suspect relate to the component

Cyclone IV GX Invalid JTAG ID Code - EPCS32

Agilex 7 - Incorrect Device ID in Programmer

MT25Q512 Programming Issue When Connected to Cyclone 10CX150Y