Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Stratix V PLL question

Hello. I am beginning to study Stratix V. My question concerns fPLLs of these ICs. Datasheet for Stratix V says: fractional plls may be individually configured for integer mode...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

i've found that the fractional PLLs are basically done entirely behind the scenes. basically you put in the Reference Clock Frequency and the Desired Frequency, then select the Actual Frequency that best matches from the selection. that's it

in the Fitter Report you can see what fPLL settings are actually being used