Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

stratix V Native phy Delay.

Hi all,

I am using a Stratix V native phy transceiver for my project where I have proprietary PCS block sitting next to PMA hard block of the stratix v transceiver. Now I want to calculate delay introduced in the data while transmission. I.e. TXdata->PCS->PMA->PMA->PCS->RXdata. PCS delay is know. PMA delay I am not able to find any where in the datasheet. Practically, I have found it to be 4 parallel clock cycles. Is this correct? or If any body know the theoretical PMA delay plz let me know.:)

Thanks,

Bharath
No RepliesBe the first to reply