Altera_ForumHonored Contributor14 years agoStratix IV FF Sync V/s Async Clear Is there any distinct disadvantage to using the synchronous clear in the Flip/Flops in Stratix IV (like restricted no. per LAB or using more logic or slower timing etc?) versus using the async. c...Show More
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew