Stratix II clock signal generation

Hi All.

I have just started on FPGA's , and am still getting to grips with VHDL. I have a task in which involves the usage of a Stratix II FPGA to generate a variety of clock signals.

Would someone be able to give me some information on how to do this.

It would be greatly apprecated,

Aoedogg.