Stratix II clock signal generation

Hi All. I have just started on FPGA's , and am still getting to grips with VHDL. I have a task in which involves the usage of a Stratix II FPGA to generate a variety of clock signals. ...