Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Stratix 3 's IO question

Hi All, I choose stratix3 for the new design recently.The target is capturing the high-speed signal which is ANSI-644 LVDS. CLK is 600Mhz, data is DDR with 1200Mbps. After reading Stratix3's ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

You need to consider using Stratix III's Differential Transmitter & Receivers. Have a look through the high-speed differential i/o interfaces and dpa in stratix iii devices (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/hb/stx3/stx3_siii51009.pdf) section of the Stratix III handbook. This discusses achieving data rates of 1.6Gbps by using dedicated serializer and deserializer blocks.

This is the only way you will get close to the speeds you need with Stratix III.

Cheers,

Alex