Forum Discussion

New Contributor

7 years ago

Stratix 10 performance

Hi, It's been some time we are working with Stratix 10 device. There is a design that we can't close timing on Stratix. After comparing this design on other options (Virtex 7, Ultrascale+), it se...

sstrell

Super Contributor

7 years ago

Without knowing the design or what you've tried so far, it's hard to tell. If you're not familiar with the Hyperflex architecture (such as the fact that you shouldn't use asynchronous clears), check out online trainings about it, starting here:

https://www.intel.com/content/www/us/en/programmable/support/training/course/os10ihypret.html

Forum Discussion

Stratix 10 performance

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts