Forum Discussion

New Contributor

5 years ago

Stratix 10 GX: H-Tile Transceiver - Direct dynamic reconfiguration

Hi all, I am trying to use the "Direct Reconfiguration" flow with a self-coded controller/state machine using the reconfig_* signal interface as referenced in chapter 6.7 of the "L- and H-Tile Tra...

Deshi_Intel

Regular Contributor

5 years ago

HI,

Just to follow up, are you making any progress on issue debug or any issue in using the toolkit design ?

Thanks.

Regards,

dlim

Forum Discussion

Stratix 10 GX: H-Tile Transceiver - Direct dynamic reconfiguration

Recent Discussions

Regarding Power-Up Sequence for Agilex 5

Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations

How to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?

Agilex 3 PLL in Source Synchronous mode ?

writing a word to cfm1 using on chip flash ip on max10

Forum Discussion

Stratix 10 GX: H-Tile Transceiver - *Direct* dynamic reconfiguration

Regarding Power-Up Sequence for Agilex 5

Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations

How to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?

Agilex 3 PLL in Source Synchronous mode ?

writing a word to cfm1 using on chip flash ip on max10

Stratix 10 GX: H-Tile Transceiver - Direct dynamic reconfiguration