Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorStrange PLL Clock causing me failing paths in cyc V design
Dear all, TimeQuest is warning me of a failing path in my Altera Cyclone V FPGA design. It says failing path with: Slack______From Node ____________________________________ ____to No...
Altera_ForumHonored Contributor
Honored ContributorYou're using the same input port for 2 different clock domains. As the warning says, you should include -add to have both clocks input on the same port. Do you have something on your board that switches between generating 50 MHz and 100 MHz to this same port?
divclk looks like the output of your PLL.
