SSN and reserve pins as ground

--- Quote Start ---

IBIS simulations can show with board routing issues, but i don't think it will help with package related SSN issues

--- Quote End ---

I would hope they are somewhat related, given that the switching time of an I/O is intimately related to the impedance it is driving :)

If the SSN inside a package is calculated based on di/dt and dv/dt, then without having some form of I/O impedance constraint, do the values Quartus provides give meaningful results?

I haven't used this particular feature of Quartus. If you have some insight into how useful it is, I'd be happy to hear it, and then use the tool on my next board design.

There's so many features to the tools now, its hard to keep up!

Cheers,

Dave