Altera_ForumHonored Contributor16 years agoSRAM, external flash, why separate address? Dear, in my design, why exteranl SRAM and exteranl flash can not share the same address bus? chip: cyclone II EP2C35, BGA484 software: quartus II 9.0 hardware structure: CPU -- tri s...Show More
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?