Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks
No RepliesBe the first to reply

Recent Discussions

  • glenenglish's avatar
    Missing AC characteristsics in A5E data sheet !
    1 hour ago
    glenenglish
  • Santoshmbca's avatar
    Request for details
    20 hours ago
    Santoshmbca
  • mario's avatar
    Agilex 5 RCOMP_GTS connection change and its effect on HVIO input pins
    21 hours ago
    mario
  • y-fujiwara's avatar
    Leakage Current in MAX 10 Bank 1A (ADC Bank)
    22 hours ago
    y-fujiwara
  • SSPIC's avatar
    Refresh management (RFM) for LPDDR5 supported on Agilex 5?
    1 day ago
    SSPIC
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo