Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks
No RepliesBe the first to reply

Recent Discussions

  • a1990's avatar
    Max10 Security Bit
    17 minutes ago
    a1990
  • Steve-534B46's avatar
    Asynchronous FIFO and discontinuous write clock
    2 hours ago
    Steve-534B46
  • fhw72's avatar
    Using Clocklock+Clockboost on EPF10K100GC503-3DX with Quartus 9.0SP2. How?
    3 hours ago
    fhw72
  • Sumanth's avatar
    Timing Behavior of Remote Update IP After Reset on Cyclone 10 GX (10CX150YF672E5G)
    6 hours ago
    Sumanth
  • FabianL's avatar
    Arria 10: Remote Update Watchdog unpredicted behavior
    6 hours ago
    FabianL
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo