Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks
No RepliesBe the first to reply

Recent Discussions

  • Steve-Mowbray-ENL's avatar
    How to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?
    3 hours ago
    Steve-Mowbray-ENL
  • BrianSune_Froum's avatar
    Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations
    17 hours ago
    BrianSune_Froum
  • GonzalezRamirez's avatar
    Rocketboards Secure Boot Example with 5CSXFC6D6F31 instead of 5CSEBA6
    21 hours ago
    GonzalezRamirez
  • greenlantern01's avatar
    LTC Connector DE10-Standard FPGA
    22 hours ago
    greenlantern01
  • duclongle_Arrow's avatar
    How to use quartus to program 5M570ZT100A5NAC
    1 day ago
    duclongle_Arrow
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo