Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks
No RepliesBe the first to reply

Recent Discussions

  • Anandhu's avatar
    MAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No Connect
    19 minutes ago
    Anandhu
  • FAJIKON's avatar
    B32A (1591) Package Mechanical Drawing
    50 minutes ago
    FAJIKON
  • mario's avatar
    Request for Cyclone V Pinout File Information
    1 hour ago
    mario
  • IgorA's avatar
    Agilex5 A5EB013BB23BE4S BSDL
    2 hours ago
    IgorA
  • Takashi69's avatar
    Different FPGA model shows: DEV-AGM039EA
    4 hours ago
    Takashi69
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo