Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

SPI Pin Assignments

Hi, I ran into a problem trying to assign the MOSI_out_from_SPI signal and/or the SCLK_out_from_SPI signal. I looked in the Altera documentation and it does not appear that these signals requi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

I'm pretty confused. So if I understand correctly you've got two pins on the FPGA that you are using for an SPI interface to some digital POTS. In general, this should have absolutely nothing to do with the error you are getting. The most common cause for the error you are getting is either a stuck reset signal or no clock to the NIOS processor.

Jake