Forum Discussion
Altera_Forum
Honored Contributor
16 years ago --- Quote Start --- thanks for your reply! and what does the "speed grade -8" exactly means? --- Quote End --- Hi, in the old PLD times it was the propagation delay from an input pin to non-registered output. I'm not sure whether this is also valid for an FPGA. Kind regards GPK