Altera_ForumHonored Contributor16 years agospecify clock settins on quartusII Hi all, I'm going to build a system on an Altera FPGA that will incorporates a PLL that generates some clocks fed to internal registers. The PLL will have an input from INCLOCKPLL pin. So my quest...Show More
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredDO-254 Cyclone10LP / CycloneVDownload links not workingAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bit