Source synchronous interface design with Intel FPGAs for high speed ADCs

I need to design a source synchronous interface for high speed ADCs. I have not yet come across any Intel/Altera specific documentation on how to do this. If anything for this exists for Max 10 and C...