Altera_ForumHonored Contributor15 years agoSOPC Generates Failing Paths Hi all, I generated 8 Master templates (read and write together) and one slave sdram component. When i compile the device gives the warning timing requirements not met. In the timingsadviso...Show More
Altera_ForumHonored Contributor15 years agoThx Daixiwen, I still know so less of FPGA but your help is usefull !
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication