Forum Discussion
Altera_Forum
Honored Contributor
17 years agohave you added "empty" signal ?
Also, i am not sure if you can create a component without a verilog/vhdl code. may be as of now you can just create a verilog/vhdl module with just the port declaration and no logic inside.