Forum Discussion
Altera_Forum
Honored Contributor
10 years agoCan you post more details? What step is failing? There is not much we can use to help you.
You have to build your FPGA project with Qsys + a top in VHDL or VERILOG, upload to fpga. Then create a NIOS workspace with a BSP project and your ELF project.